Abstract: This article presents a 7-bit 900-MS/s multi-bit/cycle successive approximation register (SAR) analog-to-digital converter (ADC) with background offset calibration. Unlike prior works that ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback