Abstract: This paper presents a design technique for generation of GHz ADC sampling clock phases from a low-cost low-frequency clock source. Jitter of order 0.1ps is enabled using a DLL-based ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback