Abstract: This paper proposes a novel design for a master-slave flip-flop that utilizes a hybrid topology and a single-phase clock, consisting of 18 transistors.Proposed Flip-Flop Circuit (PFC) is ...
Abstract: As basic components, optimizing the power consumption of flip-flops (FFs) can significantly reduce the power of digital systems. This study proposes a static flip-flop architecture that is ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback