PS: I'm glad I haven't had to code VHDL since undergrad. Verilog is so much nicer on the eyes once you're used to it.

A new technical paper titled “Customizing a Large Language Model for VHDL Design of High-Performance Microprocessors” was published by researchers at IBM. Abstract “The use of Large Language Models ...