Gate sizing is a fundamental technique in VLSI design, where the dimensions of transistors and gates are carefully adjusted to achieve optimal performance, minimise power consumption and reduce delay.

A new technical paper titled “CROP: Circuit Retrieval and Optimization with Parameter Guidance using LLMs” was published by researchers at Duke University and Synopsys. “Modern very large-scale ...